Skip to content

Move the DSv4 MI355X SGLang AgentX arm to sgl-dev v0.5.18 and split TP4/TP8 by concurrency - #2710

Open
karverma-amd wants to merge 3 commits into
SemiAnalysisAI:mainfrom
karverma-amd:karverma_amddsvmi355x
Open

Move the DSv4 MI355X SGLang AgentX arm to sgl-dev v0.5.18 and split TP4/TP8 by concurrency#2710
karverma-amd wants to merge 3 commits into
SemiAnalysisAI:mainfrom
karverma-amd:karverma_amddsvmi355x

Conversation

@karverma-amd

Copy link
Copy Markdown

Summary

Updates dsv4-fp4-mi355x-sglang-agentic-mtp to the image and serving flags validated on the AMD fork, and splits the search space so TP4 covers the low-concurrency end.

Image and serving flags (a3feffec)

  • Image lmsysorg/sglang-rocm:v0.5.17-rocm720-mi35x-20260813rocm/sgl-dev:v0.5.18-rocm720-mi35x-20260822
  • Enable the three DSv4 kernel fusions this image carries, all of which default off in environ.py: SGLANG_OPT_USE_AITER_BATCHED_GEMM, SGLANG_OPT_NATIVE_BPRESHUFFLE_SCALE, SGLANG_OPT_FUSE_COMPRESS_NORM_ROPE
  • mem-fraction-static 0.85 → 0.89, enlarging the full-attention KV pool. The DSv4 compressor state pools are sized from that pool and allocated after it, outside this budget, so the remainder still has to cover them — which is why this stops short of 0.90.
  • --disable-shared-experts-fusion--enforce-shared-experts-fusion. The tuned MoE tables in this image cover the resulting (inter_dim 384, expert 385, topk 7) shape at the token sizes this workload hits; on the previous image that shape fell back to a heuristic FlyDSL kernel.

Search space (5823400)

  • Add a TP4 arm at concurrency [1, 2, 4, 8, 10] with no host KV tier, where halving the GPUs per replica raises throughput per GPU
  • Reduce the TP8 no-offload arm from [1, 2, 4, 8, 16] to [16], so TP8 picks up where TP4 leaves off rather than duplicating those points
  • Net effect on published data: drops TP8 concurrency 1, 2, 4, 8 and adds TP4 concurrency 1, 2, 4, 8, 10. The hicache arm is unchanged at [16, 32, 48], and concurrency 16 still appears on both TP8 arms to isolate the host KV tier's gain.

TP4 doubles per-rank weights and leaves far less room for KV, which is why it stops at concurrency 10 and ships no hicache variant.

The runner (cluster:mi355x-amds) is unchanged, and no directory structure changed.

Also corrects a comment that claimed the image matched the disagg AgentX entry — that key is still on v0.5.17-...-20260817 — and rewords "pure TP8 only" to "tensor-parallel only", which is what it meant: the exclusion is DP-attention, not TP4.

Test plan

  • bash -n benchmarks/single_node/agentic/dsv4_fp4_mi355x_sglang_mtp.sh
  • configs/amd-master.yaml and perf-changelog.yaml both parse
  • Config generation yields 9 cells: TP4 at conc 1/2/4/8/10 no-offload, TP8 at conc 16 no-offload plus 16/32/48 hicache
  • process_changelog.py --base-ref main --head-ref HEAD triggers all 9 cells plus the conc-48 agentic eval
  • Sweep run on MI355X — this image and flag set has not yet been run on this key

Made with Cursor

karverma-amd and others added 2 commits August 23, 2026 02:31
Ports the image and serving flags validated on the AMD fork onto this key.
Runner and search space are unchanged.

- image: lmsysorg/sglang-rocm:v0.5.17-rocm720-mi35x-20260813 ->
  rocm/sgl-dev:v0.5.18-rocm720-mi35x-20260822
- enable the DSv4 kernel fusions the new image carries, all default off in
  environ.py: SGLANG_OPT_USE_AITER_BATCHED_GEMM, SGLANG_OPT_NATIVE_BPRESHUFFLE_SCALE
  and SGLANG_OPT_FUSE_COMPRESS_NORM_ROPE
- mem-fraction-static 0.85 -> 0.89 to enlarge the full-attention KV pool, keeping
  enough remainder for the compressor state pools that are allocated after it
- --disable-shared-experts-fusion -> --enforce-shared-experts-fusion; the tuned
  MoE tables in this image cover the resulting (inter_dim 384, expert 385,
  topk 7) shape at the token sizes this workload hits

The stale comment claiming the image matches the disagg AgentX entry is updated;
that key is still on v0.5.17-20260817.

Co-authored-by: Cursor <cursoragent@cursor.com>
TP4 owns the low-concurrency end at [1, 2, 4, 8, 10] with no host KV tier, where
halving the GPUs per replica raises throughput per GPU. The TP8 no-offload arm
drops from [1, 2, 4, 8, 16] to [16], so TP8 picks up where TP4 leaves off
instead of duplicating those points. conc 16 still appears on both TP8 arms to
isolate the host KV tier's gain.

This removes the published TP8 concurrency 1, 2, 4 and 8 points and adds TP4
concurrency 1, 2, 4, 8 and 10.

TP4 doubles per-rank weights and leaves far less room for KV, which is why it
stops at concurrency 10 and ships no hicache variant. The comment's "pure TP8
only" phrasing is updated to "tensor-parallel only", which is what it meant -
the exclusion is DP-attention, not TP4.

Co-authored-by: Cursor <cursoragent@cursor.com>

@claude claude Bot left a comment

Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Claude Code Review

This pull request is from a fork — automated review is disabled. A repository maintainer can comment @claude review to run a one-time review.

Co-authored-by: Cursor <cursoragent@cursor.com>

@cursor cursor Bot left a comment

Copy link
Copy Markdown

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Cursor Bugbot has reviewed your changes using default effort and found 1 potential issue.

Fix All in Cursor

❌ Bugbot Autofix is OFF. To automatically fix reported issues with cloud agents, enable autofix in the Cursor dashboard.

Want higher recall? High effort reviews run extra passes and find more bugs. A team admin can switch effort levels in the Cursor dashboard.

Reviewed by Cursor Bugbot for commit 9a0194c. Configure here.

# DSv4 kernel fusions carried by the sgl-dev image: aiter batched GEMM for the
# absorbed MLA projections, native b-preshuffle scale handling, and a fused
# compress+norm+rope epilogue. All three default off in environ.py.
export SGLANG_OPT_USE_AITER_BATCHED_GEMM=1

Copy link
Copy Markdown

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Missing aiter master switch

Medium Severity

SGLANG_OPT_USE_AITER_BATCHED_GEMM is enabled to route the DSv4 MLA absorb GEMM through aiter, but SGLANG_USE_AITER is never set. Sibling MI355X recipes and the multi-node DSv4 env export that master switch; without it the batched-GEMM path typically stays inactive, so the advertised fusion does not take effect.

Fix in Cursor Fix in Web

Reviewed by Cursor Bugbot for commit 9a0194c. Configure here.

@1am9trash 1am9trash added AMD full-sweep-enabled agentx AgentX benchmarks, recipes, and infrastructure labels Aug 23, 2026
@github-actions

Copy link
Copy Markdown
Contributor

Dispatched trusted sweep run for approved external revision 9a0194ccf81aca01a3a18798a67c09ce11a165e7.
New commits are not trusted automatically; remove and re-add the primary sweep label to approve a new SHA.

已为获批的外部提交 9a0194ccf81aca01a3a18798a67c09ce11a165e7 调度trusted sweep run
后续新提交不会自动获得信任;如需批准新的 SHA,请移除并重新添加主扫描标签。

@1am9trash

Copy link
Copy Markdown
Collaborator

@1am9trash

1am9trash commented Aug 23, 2026

Copy link
Copy Markdown
Collaborator

Sglang cookbook update PR for inferneceX is ready.
PR: sgl-project/sglang#35854

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

agentx AgentX benchmarks, recipes, and infrastructure AMD full-sweep-enabled

Projects

Status: No status

Development

Successfully merging this pull request may close these issues.

2 participants