Skip to content

yosys non-determinism fix#4126

Open
openroad-ci wants to merge 3 commits intoThe-OpenROAD-Project:masterfrom
The-OpenROAD-Project-staging:secure-yosys_fix
Open

yosys non-determinism fix#4126
openroad-ci wants to merge 3 commits intoThe-OpenROAD-Project:masterfrom
The-OpenROAD-Project-staging:secure-yosys_fix

Conversation

@openroad-ci
Copy link
Copy Markdown
Collaborator

@openroad-ci openroad-ci commented Apr 8, 2026

Signed-off-by: Eder Monteiro <emrmonteiro@precisioninno.com>
Signed-off-by: Eder Monteiro <emrmonteiro@precisioninno.com>
Signed-off-by: Eder Monteiro <emrmonteiro@precisioninno.com>
@eder-matheus
Copy link
Copy Markdown
Member

Yosys is timing out for ariane133/136 designs:

[2026-04-08T17:09:41.286Z] 7.6. Executing ABC pass (technology mapping using ABC).
[2026-04-08T17:09:41.286Z] 7.6.1. Extracting gate netlist of module `\SyncSpRamBeNx64_00000008_00000100_0_2' to `<abc-temp-dir>/input.blif'..
[2026-04-08T17:09:41.286Z] 7.6.2. Extracting gate netlist of module `\SyncSpRamBeNx64_00000008_00000100_0_2_d44' to `<abc-temp-dir>/input.blif'..
[2026-04-08T17:09:41.286Z] 7.6.3. Extracting gate netlist of module `\SyncSpRamBeNx64_00000008_00000100_0_2_d45' to `<abc-temp-dir>/input.blif'..
[2026-04-08T17:09:41.286Z] 7.6.4. Extracting gate netlist of module `\ariane' to `<abc-temp-dir>/input.blif'..
[2026-04-08T17:09:42.104Z] 7.6.5. Extracting gate netlist of module `\csr_regfile_0000000000000000_1' to `<abc-temp-dir>/input.blif'..
[2026-04-08T17:09:44.716Z] 7.6.6. Extracting gate netlist of module `\ex_stage' to `<abc-temp-dir>/input.blif'..
[2026-04-08T17:09:46.390Z] 7.6.7. Extracting gate netlist of module `\frontend_0000000000000000' to `<abc-temp-dir>/input.blif'..
[2026-04-08T17:09:48.902Z] 7.6.8. Extracting gate netlist of module `\issue_read_operands' to `<abc-temp-dir>/input.blif'..
[2026-04-08T17:09:49.625Z] 7.6.9. Extracting gate netlist of module `\miss_handler_NR_PORTS3' to `<abc-temp-dir>/input.blif'..
[2026-04-08T17:09:51.218Z] 7.6.10. Extracting gate netlist of module `\mmu_16_16_00000001' to `<abc-temp-dir>/input.blif'..
[2026-04-08T17:09:52.848Z] 7.6.11. Extracting gate netlist of module `\multiplier' to `<abc-temp-dir>/input.blif'..
[2026-04-08T19:24:36.481Z] Sending interrupt signal to process
[2026-04-08T19:24:44.727Z] Terminated
[2026-04-08T19:24:44.927Z] script returned exit code 143
Timeout has been exceeded

@maliberty
Copy link
Copy Markdown
Member

Please file an issue to yosyshq for the timeout.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Yosys non-determinism

3 participants