Skip to content

shahed22/Dadda-8-bit

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

7 Commits
dada88.v
dada88.v
 
 
fulladder.v
fulladder.v
 
 
genpro.v
genpro.v
 
 
halfadd.v
halfadd.v
 
 

About

The computational speed of the dadda multiplier can be enhanced by partitioning the partial products. In process to achieve low power we have considered pass transistor for logical implementation.

Topics

fpga algorithms rtl verilog fulladder algorithms-implemented multiplier halfadder fpga-programming asic-design rtl-design multipliers
Activity

Stars

0 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

 
 
 

Contributors

Languages