Skip to content
View sprch3's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.

Block or report sprch3

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. zynq-dct-compression-ip zynq-dct-compression-ip Public

    AXI4-Lite custom IP core on Zynq-7000 (ZedBoard) implementing 2D 8×8 forward DCT, Zigzag scan, JPEG luminance quantization, and RLE encoding in hardware (Verilog). ARM Cortex-A9 PS drives the pipel…

    Tcl 1

  2. sorting-techniques sorting-techniques Public

    Implementation of various sorting techniques in JAVA

    Java 1