Skip to content

Pull requests: llvm/circt

New pull request New
205 Open 7,251 Closed
205 Open 7,251 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[FIRRTL] Add InstanceChoice support to InferResets pass
#9955 opened Mar 16, 2026 by uenoku • Draft
1
[FIRRTL][LowerXMR] Add inner symbols on ports
#9954 opened Mar 16, 2026 by seldridge Loading…
1
[Datapath] Implement Add with Carry-In to Improve Subtraction Circuit Implementation
#9949 opened Mar 16, 2026 by sarthakmangla1 • Draft
1 task
[SV] Add sv.macro.module operation
#9948 opened Mar 16, 2026 by uenoku • Draft
[CombToSynth] Lower majority-inverter to and-inverter
#9947 opened Mar 16, 2026 by uenoku Loading…
4
[Support] [SATSolver] Add indexed max heap utility
#9945 opened Mar 15, 2026 by uenoku Loading…
[ImportVerilog][Sim] Added remaining Moore instructions for dynamic arrays, as well as the corresponding Sim dialect instructions
#9944 opened Mar 15, 2026 by yuriyKulinchenko Loading…
[FIRRTLToHW] Fix crash when lowering instance_choice with clock outputs
#9941 opened Mar 14, 2026 by seldridge • Draft
[Synth] Add basic SAT construction for functional reduction
#9939 opened Mar 14, 2026 by uenoku Loading…
[FIRRTL] Add lowering for firrtl.domain.subfield operations
#9933 opened Mar 13, 2026 by seldridge Loading…
4
[ImportVerilog] Fix moore.conversion legalization failure on interface ports
#9927 opened Mar 13, 2026 by Mohamed-Khairy-SWE Loading…
[ImportVerilog] Convert arity-based system task to named-based matching ImportVerilog
#9923 opened Mar 12, 2026 by fabianschuiki Loading…
6
ImportVerilog: add step-1 SV interface import
#9904 opened Mar 11, 2026 by AmurG Loading…
1
[SV] Add sv.macro_instance operation
#9900 opened Mar 10, 2026 by uenoku • Draft
3
[FIRRTL] Add configuration file support for FIRRTL instance choices
#9870 opened Mar 7, 2026 by uenoku Loading…
2
[LTL] Make ltl.delay support optional clocking
#9869 opened Mar 7, 2026 by Clo91eaf Loading…
11
[ImportVerilog] Introduce the semantic analysis of slang
#9862 opened Mar 6, 2026 by sunhailong2001 Loading…
16
[FIRRTL] Support probe ports in instance_choice operations
#9815 opened Mar 3, 2026 by uenoku • Draft
1
[circt-bmc] Add multi-clock BMC support via independent toggling
#9803 opened Mar 1, 2026 by robert-at-pretension-io • Draft
[circt-bmc] Add verif.contract support
#9800 opened Mar 1, 2026 by robert-at-pretension-io • Draft
1
[ImportVerilog] Implement procedural continuous assignment
#9795 opened Mar 1, 2026 by Arya-Golkari Loading…
6
[LLHD] Allow verif ops in comb canonicalization
#9752 opened Feb 25, 2026 by towoe Loading…
4
[HW] HWVectorization Part 3: Structural Patterns
#9749 opened Feb 24, 2026 by mafeguimaraes Loading…
9
Migrated to PyConcrete* base classes
#9745 opened Feb 24, 2026 by jpienaar Loading…
10
[FIRRTL] Add CheckInstanceChoice pass to reject nested instance choices
#9743 opened Feb 24, 2026 by uenoku Loading…
5
ProTip! Add no:assignee to see everything that’s not assigned.